

1. For the following logic functions:

- Design the PUN and PDN.
- Identify the input combinations that the PUN will be conducting and for each combination determine the PUN resistance,  $r_{PUN}$ , in terms of  $r_{SDP}$  of a single PMOS component.
- Identify the input combinations that the PDN will be conducting and for each combination determine the PDN resistance,  $r_{PDN}$ , in terms of  $r_{DSN}$  of a single NMOS component.
- Using  $k_n=k_p=5\text{mA/V}^2$ ,  $V_{tn}=|V_{tp}|=1\text{V}$ , and  $V_{DD}=3\text{V}$ , determine  $r_{DSN}$  and  $r_{SDP}$ .

$$Y = \overline{A} \cdot \overline{B} \cdot \overline{C} + \overline{D} \cdot \overline{B}$$

$$Y = \overline{A} \cdot \overline{B} \cdot \overline{C} + \overline{D + B}$$

2. A one-bit full adder with carry in/out has three inputs and two outputs.

Inputs:

- A: First coefficient.
- B: Second coefficient.
- $C_{IN}$ : Carry input from previous stage.

Outputs

- S: Sum.
- $C_{OUT}$ : Carry output.

- Determine the logic functions for S and  $C_o$  in terms of A, B, and  $C_i$ . Remember, for CMOS design you can only use ANDs, ORs, and NOTs in your logic functions.
- Implement the each logic function in CMOS.
- Determine how many PMOS and NMOS transistors are required.
- Using  $k_n=k_p=20\text{mA/V}^2$ ,  $V_{tn}=|V_{tp}|=0.8\text{V}$ , and  $V_{DD}=2.5\text{V}$ , determine  $r_{DSN}$ ,  $r_{SDP}$ .

note: If you need to use an inverter to satisfy the function syntax for the PUN or PDN, just use the inverter symbol in part b and assume (1 PMOS and 1 NMOS) per inverter in part c.