## **Semiconductor Memory:**

• Semiconductor memory is a fundamental component of digital systems from large computers to embedded microprocessors.

#### **Types of Memories:**

- In any given system, there are typically various types of memory that are used to perform different functions such as:
  - Storing instructions
  - Storing data
- Memory can be divide into two broad categories depending on <u>access time</u>.
  - The time needed to retrieve data from a particular memory location.

Memory	Cost	Speed
SRAM	High	Fast
DRAM	Moderate	Moderate
Serial	Low	Slow

#### • Main Memory:

- Usually referred to as random access memory (RAM).
- The time required to access a given part of memory is independent of the memory location.
- Typical volatile looses contents when power is cut.

- Mass-Storage Memory:
  - Usually referred to as <u>serial</u> or <u>sequential memory</u> (disks or tapes), although flash storage is becoming more the norm for personal computers.
  - Typically non-volatile, retains contents.
  - Data are available only in the sequence that the data were stored.
  - The time required to access a given part of memory is dependent on the memory location.
  - Average access time is typically much longer than that of random access memory.

Memory can also be classified by whether it is **<u>read/write</u>** or **<u>read-only</u>** memory.

#### Read/Write Memory (RAM):

- data can be stored and retrieved with relatively the same access time.
- RAM can be classified even more by Static RAM (SRAM) and Dynamic RAM (DRAM).

#### Read-Only Memory (ROM):

- has similarly fast retrieve times but restricted writing operations.
- employed in function that require table look-ups.
- employed in video game cartridges.
- low-level computer input/output or **Basic Input/Output System (BIOS)**.

• Review and comparison of different types of memories.

Volatile	versus	Non-Volatile
Main Memory	versus	Mass Storage
Read/Write	versus	Read Only
Random Access	versus	Serial
Dynamic RAM	versus	Static RAM



# Memory-Chip Organization:

- <u>Random-access memory</u> is typically organized into a two-dimensional grid (2<sup>N</sup> by M) of cells that each store a single bit.
  - 2<sup>N</sup> refers to the number of address lines (number of rows).
  - M refers to the number of bits per address line (number of columns).
  - a single address line is referred to as a **word line**.
- The bits are addressable (accessed) either individually (M = 1) or more generally in groups of powers of 2 (M = 1, 2, 4, 8, 16, 32, 64).

#### Example:

Consider **128 kbit block** of memory that is **byte addressable**.

We all know that **byte** refers to a group of **8 bits (M=8)**.

The total number of address lines is 128 kbit /  $8 = 128*1024/8 = 16384 = 2^{14}$ .

The memory requires a 14-bit address to retrieve a word line (N=14).

What if it is addressable in groups of 64 bits (M=64).

The total number of address lines is  $128 \text{ kbit} / 64 = 2048 = 2^{11}$ .

This memory would require an 11-bit address.

For both of these cases  $N+\log_2(M)=17$ .

Let's look at this organization as a figure:

- **Memory Cell** a single bit of the memory block.
- **N** the number of address bits required by the **row decoder**.
- **M** Width of the output word.
- Word Line a single row of the memory block addressed by the row decoder.
  - each word line contains M bits.
  - there are a total of  $2^N$  word lines.
- Bit Lines (Digit Line) a single column of the memory block.
  - Input and output data lines

The RAM Memory Cell (bit):

- **Connections** Each memory cell has 3 to 4 connections:
  - 1. The **word line** is attached to the output of **row decoder** and is used to **select** (activate or connect) **a row of cells**.
    - » This is an **input only** to the memory cell.
    - » when high connects the row of cells to the bit lines & write enable.

The RAM Memory Cell (bit):

- Basic Operation the word line selects a memory row and activates the access transistor(s) providing an active connection to the bit lines.
- **Structure** the structure of the memory cell depends on the type of RAM, which can be either **static (SRAM)** or **dynamic (DRAM)**.

#### Static Random Access Memory (SRAM):

- Utilize static latches as the storage mechanism.
- A basic configuration for this static memory bit is:
  - the memory component: the simple CMOS clocked Latch (~16 Transistors)
  - the input/output component: 2 access transistors.
  - And gate for write enable: 8 transistors.
  - Total of **26 Transistors** per bit.

### The SRAM Read Operation:

• the read operation is non-destructive and the data is retained.

### The SRAM Write Operation:

• The bit lines are charge to VDD or 0 depending on what is written.

### Dynamic Random Access Memory (DRAM):

- Utilize capacitors as the storage mechanism.
- A basic configuration is a capacitor attached to the bit lines via an **access transistor**.
  - the **memory component**: a capacitor.
  - the **input/output component**: an access transistor.
- Capacitors discharge (there is no getting around this) so the DRAM memory cell must be periodically recharged by performing a read operation and then writing this data back into the memory.

### The DRAM Read Operation

- the read operation is destructive and the data is lost from the cell. This cell is refreshed by what was read.
- the read operation must also include a write operation.

#### The DRAM Write Operation

• The bit lines are charge to VDD or 0 depending on what is written.

#### **Comparisons between SRAM and DRAM.**

#### Advantages of DRAM

- Less Complex
- Less Space
- Less Cost

#### Advantages of SRAM

- Faster
- Lower Power
- No refresh is required
- Non-destructive read operation

#### Address Decoder

### Operation

- For N address bits, there will be 2<sup>N</sup> possible word lines.
- Each word line is a combinational logic function of the N inputs:
  - For N=3 (pull down n equations)
    - $not(y_0) = A_2 + A_1 + A_0$
    - $not(y_1) = A_2 + A_1 + not(A_0)$
    - $not(y_2) = M_2 + not(M_1) + A_0$
    - $not(y_3) = A_2 + not(A_1) + not(A_0)$
    - ...
- there will be 2<sup>3</sup> equation each requiring 3 Transistors for the PDN and 3 for the PUN, plus 3 inverters (6 Transistors)
- In General, the Address Decoder will have a Total of  $(2^N)(2N) + 2N$  Transistor.