







Sequential Logic: Inverter and Transfer Function



Two Inverters in Series




Two Inverters in Series with Feedback




Two Inverters in Series with Feedback (with noise)



Since the inverters work in one direction, v_{IN} to v_{OUT} is through the inverter and v_{OUT} to v_{IN} is through the feedback.





What happens if the voltage not exactly at an intersection.





Two Inverters in Series with Feedback (with noise)



Two Inverters in Series with Feedback (with noise)




Two Inverters in Series with Feedback (with noise)




Two Inverters in Series with Feedback (with noise)

If v_{OUT} is at v_2 , a very small amount of positive noise will push v_{OUT} to $v_3 = V_{OH}$, and negative noise will push v_{OUT} to $v_1 = V_{OL}$.

The circuit will not stay at v_2 as this operating point is unstable.




What happens if the voltage not exactly at an intersection.




Two Inverters in Series with Feedback (with noise)

If v_{OUT} is at v_2 , a very small amount of positive noise will push v_{OUT} to $v_3 = V_{OH}$, and negative noise will push v_{OUT} to $v_1 = V_{OL}$.

The circuit will not stay at v_2 as this operating point is unstable.





What happens if the voltage not exactly at an intersection.




Two Inverters in Series with Feedback (with noise)

If v_{OUT} is at v_2 , a very small amount of positive noise will push v_{OUT} to $v_3 = V_{OH}$, and negative noise will push v_{OUT} to $v_1 = V_{OL}$.

The circuit will not stay at v_2 as this operating point is unstable.





Cross-Coupled Inverters: Basic Static Memory Element



Pro: Once set, it will hold its value (logic high or low) without an input.

Con: There are no inputs.



Cross-Coupled Inverters: Basic Static Memory Element



Pro: Once set, it will hold its value (logic high or low) without an input.

Con: There are no inputs.

Cross-Coupled Inverters: Basic Static Memory Element





Adding inputs with NOR or NAND gate.

NOR: if one input is low, it behaves as an inverter.

NAND: if one input is high, it behaves as an inverter.

Cross-Coupled Inverters: Basic Static Memory Element




Adding inputs with NOR or NAND gate.

NOR: if one input is low, it behaves as an inverter.

NAND: if one input is high, it behaves as an inverter.



Adding Inputs



SR Latch


<u>S</u>	<u>R</u>	<u>Q</u>	<u>/Q</u>
0	0	Q	/Q
0	1	0	1
1	0	1	0
1	1	0	0

<u>S</u>	<u>R</u>	<u>Q</u>	<u>/Q</u>
0	0	1	1
0	1	0	1
1	0	1	0
1	1	Q	/Q




SR Latch: Adding Combinational Logic For a D-Latch

<u>S</u>	<u>R</u>	<u>Q</u>	<u>/Q</u>
0	0	Q	/Q
0	1	0	1
1	0	1	0
1	1	0	0



<u>S</u>	<u>R</u>	<u>Q</u>	<u>/Q</u>
0	0	1	1
0	1	0	1
1	0	1	0
1	1	Q	/Q




SR Latch: Adding Combinational Logic For a D-Latch

<u>D</u>	<u>E</u>	<u>S</u>	<u>R</u>
0	0	0	0
0	1	0	1
1	0	0	0
1	1	1	0


$S = D \cdot E$
 $R = \neg D \cdot E$

<u>S</u>	<u>R</u>	<u>Q</u>	<u>/Q</u>
0	0	Q	/Q
0	1	0	1
1	0	1	0
1	1	0	0




SR Latch: Adding Combinational Logic For a D-Latch

<u>D</u>	<u>E</u>	<u>S</u>	<u>R</u>
0	0	0	0
0	1	0	1
1	0	0	0
1	1	1	0




<u>S</u>	<u>R</u>	<u>Q</u>	<u>/Q</u>
0	0	Q	/Q
0	1	0	1
1	0	1	0
1	1	0	0




SR Latch: Adding Combinational Logic For a D-Latch

<u>D</u>	<u>E</u>	<u>S</u>	<u>R</u>
0	0	0	0
0	1	0	1
1	0	0	0
1	1	1	0



<u>S</u>	<u>R</u>	<u>Q</u>	<u>/Q</u>
0	0	Q	/Q
0	1	0	1
1	0	1	0
1	1	0	0




SR Latch: Adding Combinational Logic For a D-Latch

<u>D</u>	<u>E</u>	<u>Q</u>	<u>/Q</u>
0	0	Q	/Q
0	1	0	1
1	0	Q	/Q
1	1	1	0

2 Inverters: 4 Trans.

4 NOR: 16 Trans.

20 Transistors.




SR Latch: Adding Combinational Logic For a D-Latch

<u>D</u>	<u>E</u>	<u>S</u>	<u>R</u>
0	0	1	1
0	1	0	1
1	0	1	1
1	1	1	0

$\neg S = \neg D \cdot E$
 $\neg R = D \cdot E$; NAND
Can you show that
 $\neg S = R \cdot E$; NAND


<u>S</u>	<u>R</u>	<u>Q</u>	<u>/Q</u>
0	0	1	1
0	1	0	1
1	0	1	0
1	1	Q	/Q




SR Latch: Adding Combinational Logic For a D-Latch

<u>D</u>	<u>E</u>	<u>Q</u>	<u>/Q</u>
0	0	Q	/Q
0	1	0	1
1	0	Q	/Q
1	1	1	0

4 NAND Gates,
16 Transistors





The D-Flip Flop ... Edge Triggered





2x D-Latch: 32~40 Transistors

2x Inverter: 4 Transistors



The D-Flip Flop ... Edge Triggered




The D-Flip Flop ... Edge Triggered



The D-Flip Flop ... Edge Triggered



The D-Flip Flop ... Edge Triggered



2x D-Latch: 32~40 Transistors

1x Inverter: 2 Transistors

The D-Flip Flop ... Edge Triggered

