Chapter 4

MARIE: An Introduction to a Simple Computer
Chapter 4 Objectives

• Learn the components common to every modern computer system.
• Be able to explain how each component contributes to program execution.
• Understand a simple architecture invented to illuminate these basic concepts, and how it relates to some real architectures.
• Know how the program assembly process works.
4.1 Introduction

- Chapter 1 presented a general overview of computer systems.
- In Chapter 2, we discussed how data is stored and manipulated by various computer system components.
- Chapter 3 described the fundamental components of digital circuits.
- Having this background, we can now understand how computer components work, and how they fit together to create useful computer systems.
4.2 CPU Basics

• The computer’s CPU fetches, decodes, and executes program instructions.

• The two principal parts of the CPU are the *datapath* and the *control unit*.
  – The datapath consists of an arithmetic-logic unit and storage units (registers) that are interconnected by a data bus that is also connected to main memory.
  – Various CPU components perform sequenced operations according to signals provided by its control unit.
4.2 CPU Basics

- Registers hold data that can be readily accessed by the CPU.
- They can be implemented using D flip-flops.
  - A 32-bit register requires 32 D flip-flops.
- The arithmetic-logic unit (ALU) carries out logical and arithmetic operations as directed by the control unit.
- The control unit determines which actions to carry out according to the values in a program counter register and a status register.
4.3 The Bus

• The CPU shares data with other system components by way of a data bus.
  – A bus is a set of wires that simultaneously convey a single bit along each line.

• Two types of buses are commonly found in computer systems: *point-to-point*, and *multipoint* buses.

These are point-to-point buses:
4.3 The Bus

- Buses consist of data lines, control lines, and address lines.
- While the data lines convey bits from one device to another, control lines determine the direction of data flow, and when each device can access the bus.
- Address lines determine the location of the source or destination of the data.

The next slide shows a model bus configuration.
4.3 The Bus

- Power
- Address Lines
- Data Lines
- Control Lines
- Main Memory
- I/O Subsystem
4.3 The Bus

- A multipoint bus is shown below.
- Because a multipoint bus is a shared resource, access to it is controlled through protocols, which are built into the hardware.
4.3 The Bus

- In a master-slave configuration, where more than one device can be the bus master, concurrent bus master requests must be arbitrated.
- Four categories of bus arbitration are:
  - **Daisy chain**: Permissions are passed from the highest-priority device to the lowest.
  - **Centralized parallel**: Each device is directly connected to an arbitration circuit.
  - **Distributed using self-detection**: Devices decide which gets the bus among themselves.
  - **Distributed using collision-detection**: Any device can try to use the bus. If its data collides with the data of another device, it tries again.
Every computer contains at least one clock that synchronizes the activities of its components.

A fixed number of clock cycles are required to carry out each data movement or computational operation.

The clock frequency, measured in megahertz or gigahertz, determines the speed with which all operations are carried out.

Clock cycle time is the reciprocal of clock frequency.

- An 800 MHz clock has a cycle time of 1.25 ns.
4.4 Clocks

- Clock speed should not be confused with CPU performance.
- The CPU time required to run a program is given by the general performance equation:

\[
\text{CPU Time} = \frac{\text{seconds}}{\text{program}} = \frac{\text{instructions}}{\text{program}} \times \frac{\text{avg. cycles}}{\text{instruction}} \times \frac{\text{seconds}}{\text{cycle}}
\]

- We see that we can improve CPU throughput when we reduce the number of instructions in a program, reduce the number of cycles per instruction, or reduce the number of nanoseconds per clock cycle.

We will return to this important equation in later chapters.
4.5 The Input/Output Subsystem

- A computer communicates with the outside world through its input/output (I/O) subsystem.
- I/O devices connect to the CPU through various interfaces.
- I/O can be memory-mapped-- where the I/O device behaves like main memory from the CPU’s point of view.
- Or I/O can be instruction-based, where the CPU has a specialized I/O instruction set.

We study I/O in detail in chapter 7.
4.6 Memory Organization

- Computer memory consists of a linear array of addressable storage cells that are similar to registers.
- Memory can be byte-addressable, or word-addressable, where a word typically consists of two or more bytes.
- Memory is constructed of RAM chips, often referred to in terms of length $\times$ width.
- If the memory word size of the machine is 16 bits, then a $4M \times 16$ RAM chip gives us 4 megabytes of 16-bit memory locations.
4.6 Memory Organization

- How does the computer access a memory location corresponds to a particular address?
- We observe that 4M can be expressed as $2^2 \times 2^{20} = 2^{22}$ words.
- The memory locations for this memory are numbered 0 through $2^{22} - 1$.
- Thus, the memory bus of this system requires at least 22 address lines.
  - The address lines “count” from 0 to $2^{22} - 1$ in binary. Each line is either “on” or “off” indicating the location of the desired memory element.
4.6 Memory Organization

- Physical memory usually consists of more than one RAM chip.
- Access is more efficient when memory is organized into banks of chips with the addresses interleaved across the chips.
- With low-order interleaving, the low order bits of the address specify which memory bank contains the address of interest.
- Accordingly, in high-order interleaving, the high order address bits specify the memory bank.

The next two slides illustrate these two ideas.
4.6 Memory Organization

• Example: Suppose we have a memory consisting of 16 2K x 8 bit chips.
  – Memory is \(32K = 2^5 \times 2^{10} = 2^{15}\)
  – 15 bits are needed for each address.
  – We need 4 bits to select the chip, and 11 bits for the offset into the chip that selects the byte.

Row 0
Row 1
Row 15

\[\begin{array}{c|c}
\text{Row 0} & 2K \times 8 \\
\hline
\text{Row 1} & 2K \times 8 \\
\hline
\ldots & \\
\hline
\text{Row 15} & 2K \times 8 \\
\end{array}\]
4.6 Memory Organization

- In high-order interleaving the high-order 4 bits select the chip.
- In low-order interleaving the low-order 4 bits select the chip.

```
<table>
<thead>
<tr>
<th>4 bits</th>
<th>11 bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>0010</td>
<td>00000100111</td>
</tr>
</tbody>
</table>
```

```
<table>
<thead>
<tr>
<th>11 bits</th>
<th>4 bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>00100000010</td>
<td>0111</td>
</tr>
</tbody>
</table>
```

```
Row 0    | 2K × 8 |
Row 1    | 2K × 8 |
...      | ...   |
Row 15   | 2K × 8 |
```
4.6 Memory Organization

<table>
<thead>
<tr>
<th>Module 0</th>
<th>Module 1</th>
<th>Module 2</th>
<th>Module 3</th>
<th>Module 4</th>
<th>Module 5</th>
<th>Module 6</th>
<th>Module 7</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>4</td>
<td>8</td>
<td>12</td>
<td>16</td>
<td>20</td>
<td>24</td>
<td>28</td>
</tr>
<tr>
<td>1</td>
<td>5</td>
<td>9</td>
<td>13</td>
<td>17</td>
<td>21</td>
<td>25</td>
<td>29</td>
</tr>
<tr>
<td>2</td>
<td>6</td>
<td>10</td>
<td>14</td>
<td>18</td>
<td>22</td>
<td>26</td>
<td>30</td>
</tr>
<tr>
<td>3</td>
<td>7</td>
<td>11</td>
<td>15</td>
<td>19</td>
<td>23</td>
<td>27</td>
<td>31</td>
</tr>
</tbody>
</table>

![Diagram showing memory organization](image)

**b)**

<table>
<thead>
<tr>
<th>Module</th>
<th>Decimal Word Address</th>
<th>Binary Address</th>
<th>Address Split per Given Structure</th>
<th>Module Number</th>
<th>Offset in Module</th>
</tr>
</thead>
<tbody>
<tr>
<td>Module 0</td>
<td>0</td>
<td>00000</td>
<td>000 00</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>00001</td>
<td>000 01</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>00010</td>
<td>000 10</td>
<td>0</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>00011</td>
<td>000 11</td>
<td>0</td>
<td>3</td>
</tr>
<tr>
<td>Module 1</td>
<td>4</td>
<td>00100</td>
<td>001 00</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>5</td>
<td>00101</td>
<td>001 01</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>6</td>
<td>00110</td>
<td>001 10</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>7</td>
<td>00111</td>
<td>001 11</td>
<td>1</td>
<td>3</td>
</tr>
</tbody>
</table>

**c)**

- High-Order Memory Interleaving
- Address Structure
- First Two Modules
4.6 Memory Organization

a) Low-Order Memory Interleaving

b) Address Structure

c) First Two Modules
4.6 Memory Organization

- **EXAMPLE 4.1** Suppose we have a 128-word memory that is 8-way low-order interleaved
  - which means it uses 8 memory banks; \(8 = 2^3\)
- So we use the low-order 3 bits to identify the bank.
- Because we have 128 words, we need 7 bits for each address (\(128 = 2^7\)).
4.7 Interrupts

- The normal execution of a program is altered when an event of higher-priority occurs. The CPU is alerted to such an event through an interrupt.
- Interrupts can be triggered by I/O requests, arithmetic errors (such as division by zero), or when an invalid instruction is encountered.
- Each interrupt is associated with a procedure that directs the actions of the CPU when an interrupt occurs.
  - Nonmaskable interrupts are high-priority interrupts that cannot be ignored.
4.8 MARIE

• We can now bring together many of the ideas that we have discussed to this point using a very simple model computer.

• Our model computer, the Machine Architecture that is Really Intuitive and Easy, MARIE, was designed for the singular purpose of illustrating basic computer system concepts.

• While this system is too simple to do anything useful in the real world, a deep understanding of its functions will enable you to comprehend system architectures that are much more complex.
4.8 MARIE

The MARIE architecture has the following characteristics:

- Binary, two's complement data representation.
- Stored program, fixed word length data and instructions.
- 4K words of word-addressable main memory.
- 16-bit data words.
- 16-bit instructions, 4 for the opcode and 12 for the address.
- A 16-bit arithmetic logic unit (ALU).
- Seven registers for control and data movement.
MARIE’s seven registers are:

- Accumulator, AC, a 16-bit register that holds a conditional operator (e.g., "less than") or one operand of a two-operand instruction.
- Memory address register, MAR, a 12-bit register that holds the memory address of an instruction or the operand of an instruction.
- Memory buffer register, MBR, a 16-bit register that holds the data after its retrieval from, or before its placement in memory.
4.8 MARIE

MARIE’s seven registers are:

- Program counter, PC, a 12-bit register that holds the address of the next program instruction to be executed.
- Instruction register, IR, which holds an instruction immediately preceding its execution.
- Input register, InREG, an 8-bit register that holds data read from an input device.
- Output register, OutREG, an 8-bit register, that holds data that is ready for the output device.
4.8 MARIE

This is the MARIE architecture shown graphically.
4.8 MARIE

• The registers are interconnected, and connected with main memory through a common data bus.
• Each device on the bus is identified by a unique number that is set on the control lines whenever that device is required to carry out an operation.
• Separate connections are also provided between the accumulator and the memory buffer register, and the ALU and the accumulator and memory buffer register.
• This permits data transfer between these devices without use of the main data bus.
4.8 MARIE

This is the MARIE data path shown graphically.
4.8 MARIE

• A computer’s instruction set architecture (ISA) specifies the format of its instructions and the primitive operations that the machine can perform.
• The ISA is an interface between a computer’s hardware and its software.
• Some ISAs include hundreds of different instructions for processing data and controlling program execution.
• The MARIE ISA consists of only thirteen instructions.
4.8 MARIE

- This is the format of a MARIE instruction:

- The fundamental MARIE instructions are:

<table>
<thead>
<tr>
<th>Instruction Number</th>
<th>Binary</th>
<th>Hex</th>
<th>Instruction</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0001</td>
<td>0001</td>
<td>1</td>
<td>Load X</td>
<td>Load contents of address X into AC.</td>
</tr>
<tr>
<td>0010</td>
<td>0010</td>
<td>2</td>
<td>Store X</td>
<td>Store the contents of AC at address X.</td>
</tr>
<tr>
<td>0011</td>
<td>0011</td>
<td>3</td>
<td>Add X</td>
<td>Add the contents of address X to AC.</td>
</tr>
<tr>
<td>0100</td>
<td>0100</td>
<td>4</td>
<td>Subt X</td>
<td>Subtract the contents of address X from AC.</td>
</tr>
<tr>
<td>0101</td>
<td>0101</td>
<td>5</td>
<td>Input</td>
<td>Input a value from the keyboard into AC.</td>
</tr>
<tr>
<td>0110</td>
<td>0110</td>
<td>6</td>
<td>Output</td>
<td>Output the value in AC to the display.</td>
</tr>
<tr>
<td>0111</td>
<td>0111</td>
<td>7</td>
<td>Halt</td>
<td>Terminate program.</td>
</tr>
<tr>
<td>1000</td>
<td>1000</td>
<td>8</td>
<td>Skipcond</td>
<td>Skip next instruction on condition.</td>
</tr>
<tr>
<td>1001</td>
<td>1001</td>
<td>9</td>
<td>Jump X</td>
<td>Load the value of X into PC.</td>
</tr>
</tbody>
</table>
4.8 MARIE

- This is a bit pattern for a **LOAD** instruction as it would appear in the IR:

![Bit pattern for LOAD instruction]

- We see that the opcode is 1 and the address from which to load the data is 3.
4.8 MARIE

• This is a bit pattern for a **SKIPCOND** instruction as it would appear in the IR:

![Binary Representation](image)

• We see that the opcode is 8 and bits 11 and 10 are 10, meaning that the next instruction will be skipped if the value in the AC is greater than zero.

**What is the hexadecimal representation of this instruction?**
4.8 MARIE

• Each of our instructions actually consists of a sequence of smaller instructions called microoperations.

• The exact sequence of microoperations that are carried out by an instruction can be specified using register transfer language (RTL).

• In the MARIE RTL, we use the notation M[X] to indicate the actual data value stored in memory location X, and ← to indicate the transfer of bytes to a register or memory location.
4.8 MARIE

- The RTL for the **LOAD** instruction is:

  \[
  \begin{align*}
  \text{MAR} & \leftarrow X \\
  \text{MBR} & \leftarrow M[\text{MAR}] \\
  \text{AC} & \leftarrow \text{MBR}
  \end{align*}
  \]

- Similarly, the RTL for the **ADD** instruction is:

  \[
  \begin{align*}
  \text{MAR} & \leftarrow X \\
  \text{MBR} & \leftarrow M[\text{MAR}] \\
  \text{AC} & \leftarrow \text{AC} + \text{MBR}
  \end{align*}
  \]
4.8 MARIE

• Recall that **SKIPCOND** skips the next instruction according to the value of the AC.
• The RTL for the this instruction is the most complex in our instruction set:

\[
\text{If } IR[11 - 10] = 00 \text{ then } \\
\quad \text{If } AC < 0 \text{ then } \text{PC} \leftarrow \text{PC} + 1 \\
\text{else If } IR[11 - 10] = 01 \text{ then } \\
\quad \text{If } AC = 0 \text{ then } \text{PC} \leftarrow \text{PC} + 1 \\
\text{else If } IR[11 - 10] = 11 \text{ then } \\
\quad \text{If } AC > 0 \text{ then } \text{PC} \leftarrow \text{PC} + 1
\]
4.9 Instruction Processing

- The *fetch-decode-execute cycle* is the series of steps that a computer carries out when it runs a program.
- We first have to *fetch* an instruction from memory, and place it into the IR.
- Once in the IR, it is *decoded* to determine what needs to be done next.
- If a memory value (operand) is involved in the operation, it is retrieved and placed into the MBR.
- With everything in place, the instruction is *executed*.

The next slide shows a flowchart of this process.
4.9 Instruction Processing

Start

Copy the PC to the MAR

Copy the contents of memory at address MAR to IR; Increment PC by 1

Instruction requires operand?

Decide instruction and place bits IR[11-0] in MAR

Yes

Copy the contents of memory at address MAR to MBR

No

Execute the instruction
• All computers provide a way of interrupting the fetch-decode-execute cycle.
• Interrupts occur when:
  – A user break (e.g., Control+C) is issued
  – I/O is requested by the user or a program
  – A critical error occurs
• Interrupts can be caused by hardware or software.
  – Software interrupts are also called *traps*. 
4.9 Instruction Processing

- Interrupt processing involves adding another step to the fetch-decode-execute cycle as shown below.

The next slide shows a flowchart of “Process the interrupt.”
4.9 Instruction Processing

- Start
- Interrupt signal detected
  - Save variables and registers
  - Look up ISR address in interrupt vector table
- Place ISR address in PC
  - Branch to ISR
  - Restore saved registers and variables
  - Branch to top of fetch-decode-execute cycle
- Perform work specific to interrupt
  - Return
  - Start
4.9 Instruction Processing

- For general-purpose systems, it is common to disable all interrupts during the time in which an interrupt is being processed.
  - Typically, this is achieved by setting a bit in the flags register.
- Interrupts that are ignored in this case are called *maskable*.
- *Nonmaskable* interrupts are those interrupts that must be processed in order to keep the system in a stable condition.
4.9 Instruction Processing

• Interrupts are very useful in processing I/O.
• However, interrupt-driven I/O is complicated, and is beyond the scope of our present discussion.
  – We will look into this idea in greater detail in Chapter 7.
• MARIE, being the simplest of simple systems, uses a modified form of programmed I/O.
• All output is placed in an output register, OutREG, and the CPU polls the input register, InREG, until input is sensed, at which time the value is copied into the accumulator.
4.10 A Simple Program

- Consider the simple MARIE program given below. We show a set of mnemonic instructions stored at addresses 0x100 – 0x106 (hex):

<table>
<thead>
<tr>
<th>Address</th>
<th>Instruction</th>
<th>Binary Contents of Memory Address</th>
<th>Hex Contents of Memory</th>
</tr>
</thead>
<tbody>
<tr>
<td>100</td>
<td>Load 104</td>
<td>000100001000000100</td>
<td>1104</td>
</tr>
<tr>
<td>101</td>
<td>Add 105</td>
<td>001100001000000101</td>
<td>3105</td>
</tr>
<tr>
<td>102</td>
<td>Store 106</td>
<td>010000001000001110</td>
<td>4106</td>
</tr>
<tr>
<td>103</td>
<td>Halt</td>
<td>011100000000000000</td>
<td>7000</td>
</tr>
<tr>
<td>104</td>
<td>0023</td>
<td>000000000000100011</td>
<td>0023</td>
</tr>
<tr>
<td>105</td>
<td>FFE9</td>
<td>11111111111101001</td>
<td>FFE9</td>
</tr>
<tr>
<td>106</td>
<td>0000</td>
<td>000000000000000000</td>
<td>0000</td>
</tr>
</tbody>
</table>
4.10 A Simple Program

- Let’s look at what happens inside the computer when our program runs.
- This is the **LOAD 104** instruction:

<table>
<thead>
<tr>
<th>Step</th>
<th>RTN</th>
<th>PC</th>
<th>IR</th>
<th>MAR</th>
<th>MBR</th>
<th>AC</th>
</tr>
</thead>
<tbody>
<tr>
<td>(initial values)</td>
<td></td>
<td>100</td>
<td>------</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
</tr>
<tr>
<td>Fetch</td>
<td>MAR ← PC</td>
<td>100</td>
<td>------</td>
<td>100</td>
<td>-----</td>
<td>-----</td>
</tr>
<tr>
<td></td>
<td>IR ← M[MAR]</td>
<td>100</td>
<td>1104</td>
<td>100</td>
<td>-----</td>
<td>-----</td>
</tr>
<tr>
<td></td>
<td>PC ← PC + 1</td>
<td>101</td>
<td>1104</td>
<td>100</td>
<td>-----</td>
<td>-----</td>
</tr>
<tr>
<td>Decode</td>
<td>MAR ← IR[11-0]</td>
<td>101</td>
<td>1104</td>
<td>104</td>
<td>-----</td>
<td>-----</td>
</tr>
<tr>
<td></td>
<td>(Decode IR[15-12])</td>
<td>101</td>
<td>1104</td>
<td>104</td>
<td>-----</td>
<td>-----</td>
</tr>
<tr>
<td>Get operand</td>
<td>MBR ← M[MAR]</td>
<td>101</td>
<td>1104</td>
<td>104</td>
<td>0023</td>
<td>-----</td>
</tr>
<tr>
<td>Execute</td>
<td>AC ← MBR</td>
<td>101</td>
<td>1104</td>
<td>104</td>
<td>0023</td>
<td>0023</td>
</tr>
</tbody>
</table>
4.10 A Simple Program

- Our second instruction is **ADD 105**: 

<table>
<thead>
<tr>
<th>Step</th>
<th>RTN</th>
<th>PC</th>
<th>IR</th>
<th>MAR</th>
<th>MBR</th>
<th>AC</th>
</tr>
</thead>
<tbody>
<tr>
<td>(initial values)</td>
<td></td>
<td>101</td>
<td>1104</td>
<td>104</td>
<td>0023</td>
<td>0023</td>
</tr>
<tr>
<td>Fetch</td>
<td></td>
<td>101</td>
<td>1104</td>
<td>101</td>
<td>0023</td>
<td>0023</td>
</tr>
<tr>
<td></td>
<td>MAR</td>
<td>101</td>
<td>3105</td>
<td>101</td>
<td>0023</td>
<td>0023</td>
</tr>
<tr>
<td></td>
<td>PC</td>
<td>102</td>
<td>3105</td>
<td>101</td>
<td>0023</td>
<td>0023</td>
</tr>
<tr>
<td>Decode</td>
<td></td>
<td>102</td>
<td>3105</td>
<td>105</td>
<td>0023</td>
<td>0023</td>
</tr>
<tr>
<td></td>
<td>MAR</td>
<td>102</td>
<td>3105</td>
<td>105</td>
<td>0023</td>
<td>0023</td>
</tr>
<tr>
<td></td>
<td>(Decode IR[15–12])</td>
<td>102</td>
<td>3105</td>
<td>105</td>
<td>0023</td>
<td>0023</td>
</tr>
<tr>
<td>Get operand</td>
<td></td>
<td>102</td>
<td>3105</td>
<td>105</td>
<td>FFE9</td>
<td>0023</td>
</tr>
<tr>
<td>Execute</td>
<td></td>
<td>102</td>
<td>3105</td>
<td>105</td>
<td>FFE9</td>
<td>000C</td>
</tr>
</tbody>
</table>
4.11 A Discussion on Assemblers

- Mnemonic instructions, such as LOAD 104, are easy for humans to write and understand.
- They are impossible for computers to understand.
- Assemblers translate instructions that are comprehensible to humans into the machine language that is comprehensible to computers.
  - We note the distinction between an assembler and a compiler: In assembly language, there is a one-to-one correspondence between a mnemonic instruction and its machine code. With compilers, this is not usually the case.
4.11 A Discussion on Assemblers

• Assemblers create an *object program file* from mnemonic *source code* in two passes.

• During the first pass, the assembler assembles as much of the program as it can, while it builds a *symbol table* that contains memory references for all symbols in the program.

• During the second pass, the instructions are completed using the values from the symbol table.
4.11 A Discussion on Assemblers

- Consider our example program at the right.
  - Note that we have included two directives \texttt{HEX} and \texttt{DEC} that specify the radix of the constants.

- The first pass, creates a symbol table and the partially-assembled instructions as shown.
4.11 A Discussion on Assemblers

- After the second pass, the assembly is complete.

<table>
<thead>
<tr>
<th>Address</th>
<th>Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>100</td>
<td>Load X</td>
</tr>
<tr>
<td>101</td>
<td>Add Y</td>
</tr>
<tr>
<td>102</td>
<td>Store Z</td>
</tr>
<tr>
<td>103</td>
<td>Halt</td>
</tr>
<tr>
<td>104</td>
<td>DEC 35</td>
</tr>
<tr>
<td>105</td>
<td>DEC -23</td>
</tr>
<tr>
<td>106</td>
<td>HEX 0000</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>X</th>
<th>104</th>
</tr>
</thead>
<tbody>
<tr>
<td>Y</td>
<td>105</td>
</tr>
<tr>
<td>Z</td>
<td>106</td>
</tr>
<tr>
<td>FFE9</td>
<td></td>
</tr>
<tr>
<td>0000</td>
<td></td>
</tr>
</tbody>
</table>
4.12 Extending Our Instruction Set

- So far, all of the MARIE instructions that we have discussed use a *direct addressing mode*.

- This means that the address of the operand is explicitly stated in the instruction.

- It is often useful to employ a *indirect addressing*, where the address of the address of the operand is given in the instruction.
  - If you have ever used pointers in a program, you are already familiar with indirect addressing.
4.12 Extending Our Instruction Set

- We have included three indirect addressing mode instructions in the MARIE instruction set.
- The first two are **LOADI X** and **STOREI X** where X specifies the address of the operand to be loaded or stored.
- In RTL:

<table>
<thead>
<tr>
<th>LOADI X</th>
<th>STOREI X</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAR ← X</td>
<td>MAR ← X</td>
</tr>
<tr>
<td>MBR ← M[MAR]</td>
<td>MBR ← M[MAR]</td>
</tr>
<tr>
<td>MAR ← MBR</td>
<td>MAR ← MBR</td>
</tr>
<tr>
<td>MBR ← M[MAR]</td>
<td>MBR ← AC</td>
</tr>
<tr>
<td>AC ← MBR</td>
<td>M[MAR] ← MBR</td>
</tr>
</tbody>
</table>
4.12 Extending Our Instruction Set

- The **ADDI** instruction is a combination of **LOADI X** and **ADD X**:

- In RTL:

  ```
  MAR ← X
  MBR ← M[MAR]
  MAR ← MBR
  MBR ← M[MAR]
  AC ← AC + MBR
  ```

  **ADDI X**
4.12 Extending Our Instruction Set

- Another helpful programming tool is the use of subroutines.
- The jump-and-store instruction, \( \text{JNS} \), gives us limited subroutine functionality. The details of the \( \text{JNS} \) instruction are given by the following RTL:

\[
\begin{align*}
\text{MBR} & \leftarrow \text{PC} \\
\text{MAR} & \leftarrow \text{X} \\
M[\text{MAR}] & \leftarrow \text{MBR} \\
\text{MBR} & \leftarrow \text{X} \\
\text{AC} & \leftarrow 1 \\
\text{AC} & \leftarrow \text{AC} + \text{MBR} \\
\text{AC} & \leftarrow \text{PC}
\end{align*}
\]

Does \( \text{JNS} \) permit recursive calls?
4.12 Extending Our Instruction Set

• Our first new instruction is the **CLEAR** instruction.
• All it does is set the contents of the accumulator to all zeroes.
• This is the RTL for **CLEAR**:

\[
\text{AC } \leftarrow 0
\]

• We put our new instructions to work in the program on the following slide.
4.12 Extending Our Instruction Set

| 100 | LOAD Addr          | 10E | SKIPCOND 000 |
| 101 | STORE Next         | 10F | JUMP Loop    |
| 102 | LOAD Num           | 110 | HALT         |
| 103 | SUBT One           | 111 | Addr          |
| 104 | STORE Ctr          | 112 | Next          |
| 105 | Loop               | 113 | Num           |
| 106 | ADDI Next          | 114 | Sum           |
| 107 | STORE Sum          | 115 | Ctr           |
| 108 | LOAD Next          | 116 | One           |
| 109 | ADD One            | 117 | DEC 10       |
| 10A | STORE Next         | 118 | DEC 15       |
| 10B | LOAD Ctr           | 119 | DEC 2        |
| 10C | SUBT One           | 11A | DEC 25       |
| 10D | STORE Ctr          | 11B | DEC 30       |
4.13 A Discussion on Decoding

• A computer’s control unit keeps things synchronized, making sure that bits flow to the correct components as the components are needed.

• There are two general ways in which a control unit can be implemented: hardwired control and microprogrammed control.
  – With microprogrammed control, a small program is placed into read-only memory in the microcontroller.
  – Hardwired controllers implement this program using digital logic components.
4.13 A Discussion on Decoding

- Your text provides a complete list of the register transfer language for each of MARIE’s instructions.
- The microoperations given by each RTL define the operation of MARIE’s control unit.
- Each microoperation consists of a distinctive signal pattern that is interpreted by the control unit and results in the execution of an instruction.
  - Recall, the RTL for the **Add** instruction is:

\[
\begin{align*}
\text{MAR} & \leftarrow X \\
\text{MBR} & \leftarrow M[\text{MAR}] \\
\text{AC} & \leftarrow \text{AC} + \text{MBR}
\end{align*}
\]
4.13 A Discussion on Decoding

• Each of MARIE’s registers and main memory have a unique address along the datapath.
• The addresses take the form of signals issued by the control unit.

How many signal lines does MARIE’s control unit need?
4.13 A Discussion on Decoding

• Let us define two sets of three signals.
• One set, P₂, P₁, P₀, controls reading from memory or a register, and the other set consisting of P₅, P₄, P₃, controls writing to memory or a register.

The next slide shows a close up view of MARIE’s MBR.
This register is enabled for reading when P0 and P1 are high, and enabled for writing when P3 and P4 are high.
4.13 A Discussion on Decoding

• Careful inspection of MARIE’s RTL reveals that the ALU has only three operations: add, subtract, and clear.
  – We will also define a fourth “do nothing” state.

• The entire set of MARIE’s control signals consists of:
  – Register controls: \( P_0 \) through \( P_5, M_R, \) and \( M_W \).
  – ALU controls: \( A_0 \) through \( A_3 \) and \( L_{ALT} \) to control the ALU’s data source.
  – Timing: \( T_0 \) through \( T_7 \) and counter reset \( C_r \)

<table>
<thead>
<tr>
<th>ALU Control Signals</th>
<th>ALU Response</th>
</tr>
</thead>
<tbody>
<tr>
<td>( A_1 ) ( A_0 )</td>
<td>Do Nothing ( AC \leftarrow AC + MBR ) ( AC \leftarrow AC - MBR ) ( AC \leftarrow 0 ) (Clear)</td>
</tr>
<tr>
<td>0 0</td>
<td>Do Nothing</td>
</tr>
<tr>
<td>0 1</td>
<td>( AC \leftarrow AC + MBR )</td>
</tr>
<tr>
<td>1 0</td>
<td>( AC \leftarrow AC - MBR )</td>
</tr>
<tr>
<td>1 1</td>
<td>( AC \leftarrow 0 ) (Clear)</td>
</tr>
</tbody>
</table>
4.13 A Discussion on Decoding

- Consider MARIE’s Add instruction. Its RTL is:
  \[
  \text{MAR} \leftarrow X \\
  \text{MBR} \leftarrow M[\text{MAR}] \\
  \text{AC} \leftarrow \text{AC} + \text{MBR}
  \]

- After an Add instruction is fetched, the address, X, is in the rightmost 12 bits of the IR, which has a datapath address of 7.
- X is copied to the MAR, which has a datapath address of 1.
- Thus we need to raise signals \( P_0, P_1, \) and \( P_2 \) to read from the IR, and signal \( P_3 \) to write to the MAR.
4.13 A Discussion on Decoding

• Here is the complete signal sequence for MARIE’s Add instruction:

\[
\begin{align*}
P_3 & \quad P_2 & \quad P_1 & \quad P_0 & \quad T_3 & : & \text{MAR} & \leftarrow & X \\
P_4 & \quad P_3 & \quad T_4 & \quad M_R & : & \text{MBR} & \leftarrow & M[\text{MAR}] \\
C_r & \quad A_0 & \quad P_5 & \quad T_5 & \quad L_{\text{ALT}} & : & \text{AC} & \leftarrow & \text{AC} + \text{MBR} \\
\text{[Reset counter]} & & & & & & & & \\
\end{align*}
\]

• These signals are ANDed with combinational logic to bring about the desired machine behavior.

• The next slide shows the timing diagram for this instruction.
4.13 Decoding

- Notice the concurrent signal states during each machine cycle: C₀ through C₃.

\[P₃ \ P₂ \ P₁ \ P₀ \ T₃ \ : \ MAR \ \leftarrow \ X\]
\[P₄ \ P₃ \ T₄ \ M_R \ : \ MBR \ \leftarrow \ M[MAR]\]
\[C_r \ A₀ \ P₅ \ T₅ \ L_{ALT} \ : \ AC \ \leftarrow \ AC + MBR\]

[Reset counter]
4.13 A Discussion on Decoding

- We note that the signal pattern just described is the same whether our machine used hardwired or microprogrammed control.

- In *hardwired control*, the bit pattern of machine instruction in the IR is decoded by combinational logic.

- The decoder output works with the control signals of the current system state to produce a new set of control signals.

A block diagram of a hardwired control unit is shown on the following slide.
4.13 A Discussion on Decoding

Instruction Register

Instruction Decoder

Cycle Counter

Input from clock

Control Matrix (Combinational Circuit)

Input from system bus (such as interrupts)

Input from status/flag registers

Control Signals (These signals go to registers, the datapath, and the ALU.)
4.13 A Discussion on Decoding

MARIE's instruction decoder. (Partial.)
4.13 A Discussion on Decoding

A ring counter that counts from 0 to 5
This is the hardwired logic for MARIE’s Add = 0011 instruction.
In microprogrammed control, instruction microcode produces control signal changes. Machine instructions are the input for a microprogram that converts the 1s and 0s of an instruction into control signals. The microprogram is stored in firmware, which is also called the control store. A microcode instruction is retrieved during each clock cycle.
4.13 A Discussion on Decoding

This is how a generic microprogrammed control unit might look.
4.13 A Discussion on Decoding

- If MARIE were microprogrammed, the microinstruction format might look like this:

<table>
<thead>
<tr>
<th>MicroOp1</th>
<th>MicroOp2</th>
<th>Jump</th>
<th>Dest</th>
</tr>
</thead>
<tbody>
<tr>
<td>17</td>
<td>....</td>
<td>13</td>
<td>12</td>
</tr>
<tr>
<td>....</td>
<td>....</td>
<td>8</td>
<td>7</td>
</tr>
<tr>
<td>6</td>
<td>....</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

- **MicroOp1** and **MicroOp2** contain binary codes for each instruction. **Jump** is a single bit indicating that the value in the **Dest** field is a valid address and should be placed in the microsequencer.
### 4.13 A Discussion on Decoding

- The table below contains MARIE’s microoperation codes along with the corresponding RTL:

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>00000</td>
<td>NOP</td>
<td>01101</td>
<td>MBR ← M[MAR]</td>
</tr>
<tr>
<td>00001</td>
<td>AC ← 0</td>
<td>01110</td>
<td>OutREG ← AC</td>
</tr>
<tr>
<td>00010</td>
<td>AC ← MBR</td>
<td>01111</td>
<td>PC ← IR[11-0]</td>
</tr>
<tr>
<td>00011</td>
<td>AC ← AC - MBR</td>
<td>10000</td>
<td>PC ← MBR</td>
</tr>
<tr>
<td>00100</td>
<td>AC ← AC + MBR</td>
<td>10001</td>
<td>PC ← PC + 1</td>
</tr>
<tr>
<td>00101</td>
<td>AC ← InREG</td>
<td>10010</td>
<td>If AC = 00</td>
</tr>
<tr>
<td>00110</td>
<td>IR ← M[MAR]</td>
<td>10011</td>
<td>If AC &gt; 0</td>
</tr>
<tr>
<td>00111</td>
<td>M[MAR] ← MBR</td>
<td>10100</td>
<td>If AC &lt; 0</td>
</tr>
<tr>
<td>01000</td>
<td>MAR ← IR[11-0]</td>
<td>10101</td>
<td>If IR[11-10] = 00</td>
</tr>
<tr>
<td>01001</td>
<td>MAR ← MBR</td>
<td>10110</td>
<td>If IR[11-10] = 01</td>
</tr>
<tr>
<td>01010</td>
<td>MAR ← PC</td>
<td>10111</td>
<td>If IR[11-10] = 10</td>
</tr>
<tr>
<td>01011</td>
<td>MAR ← X</td>
<td>11000</td>
<td>If IR[15-12] = MicroOp2[4-1]</td>
</tr>
<tr>
<td>01100</td>
<td>MBR ← AC</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### 4.13 A Discussion on Decoding

- The first nine lines of MARIE’s microprogram are given below (using RTL for clarity):

<table>
<thead>
<tr>
<th>Address</th>
<th>MicroOp 1</th>
<th>MicroOp 2</th>
<th>Jump</th>
<th>Dest</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000000</td>
<td>MAR ← PC</td>
<td>NOP</td>
<td>0</td>
<td>0000000</td>
</tr>
<tr>
<td>0000001</td>
<td>IR ← M[MAR]</td>
<td>NOP</td>
<td>0</td>
<td>0000000</td>
</tr>
<tr>
<td>0000010</td>
<td>PC ← PC + 1</td>
<td>NOP</td>
<td>0</td>
<td>0000000</td>
</tr>
<tr>
<td>0000011</td>
<td>MAR ← IR[11-0]</td>
<td>NOP</td>
<td>0</td>
<td>0000000</td>
</tr>
<tr>
<td>0000100</td>
<td>If IR[15-12] =</td>
<td>00000</td>
<td>1</td>
<td>0100000</td>
</tr>
<tr>
<td></td>
<td>MicroOP2[4-1]</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0000101</td>
<td>If IR[15-12] =</td>
<td>00010</td>
<td>1</td>
<td>0100111</td>
</tr>
<tr>
<td></td>
<td>MicroOP2[4-1]</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0000110</td>
<td>If IR[15-12] =</td>
<td>00100</td>
<td>1</td>
<td>0101010</td>
</tr>
<tr>
<td></td>
<td>MicroOP2[4-1]</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0000111</td>
<td>If IR[15-12] =</td>
<td>00110</td>
<td>1</td>
<td>0101100</td>
</tr>
<tr>
<td></td>
<td>MicroOP2[4-1]</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0001000</td>
<td>If IR[15-12] =</td>
<td>01000</td>
<td>1</td>
<td>0101111</td>
</tr>
<tr>
<td></td>
<td>MicroOP2[4-1]</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
</tbody>
</table>
4.13 A Discussion on Decoding

- The first four lines are the fetch-decode-execute cycle.
- The remaining lines are the beginning of a jump table.

<table>
<thead>
<tr>
<th>Address</th>
<th>MicroOp 1</th>
<th>MicroOp 2</th>
<th>Jump</th>
<th>Dest</th>
</tr>
</thead>
<tbody>
<tr>
<td>00000000</td>
<td>MAR ← PC</td>
<td>NOP</td>
<td>0</td>
<td>0000000</td>
</tr>
<tr>
<td>00000001</td>
<td>IR ← M[MAR]</td>
<td>NOP</td>
<td>0</td>
<td>0000000</td>
</tr>
<tr>
<td>00000010</td>
<td>PC ← PC + 1</td>
<td>NOP</td>
<td>0</td>
<td>0000000</td>
</tr>
<tr>
<td>00000011</td>
<td>MAR ← IR[11-0]</td>
<td>NOP</td>
<td>0</td>
<td>0000000</td>
</tr>
<tr>
<td>00001000</td>
<td>If IR[15-12] =</td>
<td>00000</td>
<td>1</td>
<td>0100000</td>
</tr>
<tr>
<td></td>
<td>MicroOP2[4-1]</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>00001010</td>
<td>If IR[15-12] =</td>
<td>00010</td>
<td>1</td>
<td>0100111</td>
</tr>
<tr>
<td></td>
<td>MicroOP2[4-1]</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>00001100</td>
<td>If IR[15-12] =</td>
<td>00100</td>
<td>1</td>
<td>0101010</td>
</tr>
<tr>
<td></td>
<td>MicroOP2[4-1]</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>00001111</td>
<td>If IR[15-12] =</td>
<td>00110</td>
<td>1</td>
<td>0101100</td>
</tr>
<tr>
<td></td>
<td>MicroOP2[4-1]</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>00010000</td>
<td>If IR[15-12] =</td>
<td>01000</td>
<td>1</td>
<td>0101111</td>
</tr>
<tr>
<td></td>
<td>MicroOP2[4-1]</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
</tbody>
</table>
4.13 A Discussion on Decoding

- It’s important to remember that a microprogrammed control unit works like a system-in-miniature.
- Microinstructions are fetched, decoded, and executed in the same manner as regular instructions.
- This extra level of instruction interpretation is what makes microprogrammed control slower than hardwired control.
- The advantages of microprogrammed control are that it can support very complicated instructions and only the microprogram needs to be changed if the instruction set changes (or an error is found).
4.14 Real World Architectures

• MARIE shares many features with modern architectures but it is not an accurate depiction of them.

• In the following slides, we briefly examine two machine architectures.

• We will look at an Intel architecture, which is a CISC machine and MIPS, which is a RISC machine.
  – CISC is an acronym for complex instruction set computer.
  – RISC stands for reduced instruction set computer.

We delve into the “RISC versus CISC” argument in Chapter 9.
4.14 Real World Architectures

• MARIE shares many features with modern architectures but it is not an accurate depiction of them.

• In the following slides, we briefly examine two machine architectures.

• We will look at an Intel architecture, which is a CISC machine and MIPS, which is a RISC machine.
  – CISC is an acronym for complex instruction set computer.
  – RISC stands for reduced instruction set computer.
4.14 Real World Architectures

- The classic Intel architecture, the 8086, was born in 1979. It is a CISC architecture.
- It was adopted by IBM for its famed PC, which was released in 1981.
- The 8086 operated on 16-bit data words and supported 20-bit memory addresses.
- Later, to lower costs, the 8-bit 8088 was introduced. Like the 8086, it used 20-bit memory addresses.

What was the largest memory that the 8086 could address?
• The 8086 had four 16-bit general-purpose registers that could be accessed by the half-word.
• It also had a flags register, an instruction register, and a stack accessed through the values in two other registers, the base pointer and the stack pointer.
• The 8086 had no built in floating-point processing.
• In 1980, Intel released the 8087 numeric coprocessor, but few users elected to install them because of their high cost.
4.14 Real World Architectures

- In 1985, Intel introduced the 32-bit 80386.
- It also had no built-in floating-point unit.
- The 80486, introduced in 1989, was an 80386 that had built-in floating-point processing and cache memory.
- The 80386 and 80486 offered downward compatibility with the 8086 and 8088.
- Software written for the smaller-word systems was directed to use the lower 16 bits of the 32-bit registers.
4.14 Real World Architectures

• Intel’s Pentium 4 introduced a brand new NetBurst architecture.

• Speed enhancing features include:
  – Hyperthreading
  – Hyperpipelining
  – Wider instruction pipeline
  – Execution trace cache (holds decoded instructions for possible reuse) multilevel cache and instruction pipelining.

• Intel, along with many others, is marrying many of the ideas of RISC architectures with microprocessors that are largely CISC.
4.14 Real World Architectures

- The MIPS family of CPUs has been one of the most successful in its class.
- In 1986 the first MIPS CPU was announced.
- It had a 32-bit word size and could address 4GB of memory.
- Over the years, MIPS processors have been used in general purpose computers as well as in games.
- The MIPS architecture now offers 32- and 64-bit versions.
4.14 Real World Architectures

- MIPS was one of the first RISC microprocessors.
- The original MIPS architecture had only 55 different instructions, as compared with the 8086 which had over 100.
- MIPS was designed with performance in mind: It is a load/store architecture, meaning that only the load and store instructions can access memory.
- The large number of registers in the MIPS architecture keeps bus traffic to a minimum.

How does this design affect performance?
Chapter 4 Conclusion

• The major components of a computer system are its control unit, registers, memory, ALU, and data path.
• A built-in clock keeps everything synchronized.
• Control units can be microprogrammed or hardwired.
• Hardwired control units give better performance, while microprogrammed units are more adaptable to changes.
Chapter 4 Conclusion

• Computers run programs through iterative fetch-decode-execute cycles.

• Computers can run programs that are in machine language.

• An assembler converts mnemonic code to machine language.

• The Intel architecture is an example of a CISC architecture; MIPS is an example of a RISC architecture.